


FIG. 3B








FIG. 5




FIG. 6




FIG. 7

8/10 124766

```
( // Inputs
                    module dn to up profile
                                  slew up, Pll_Clk_Early, RESET, IN_MOFSET2, IN_MOFSET1, IN_MOFSET0,
                                  IN_SELPH3, IN_SELPH2, IN_SELPH1, IN_SELPH0,
                                  // Outputs
                                  OUT_MOFSET2, OUT_MOFSET1, OUT_MOFSET0,
OUT_SELPH3, OUT_SELPH2, OUT_SELPH1, OUT_SELPH0
                                   // Active high control. Outputs=inputs if slew_up=0.
          slew_up;
Pl1_Clk_Early;
input
                                   // Clock.
// Active high reset.
// The M bits.
input
          RESET;
input
          IN MOFSET2;
input
          IN_MOFSET1;
IN_MOFSET0;
input
input
                                    // Expect always 0 so not sampled.
          IN SELPH3;
input
                                    // The phase bits.
input
          IN SELPH2;
          IN_SELPH1;
input.
          IN_SELPH0;
input
output OUT_MOFSET2;
                                     // The M bits.
output OUT MOFSET1;
output OUT_MOFSET0;
output OUT_SELPH3;
output OUT_SELPH2;
output OUT_SELPH1;
                                     // Always 0.
                                     // The phase bits.
output OUT_SELPH0;
reg [2:0] last_selph;
reg [2:0] local_selph;
wire [2:0] current_selph;
always @( IN_SELPH2 or IN_SELPH1 or IN_SELPH0 )
   begin
       // 2s-complement implementation
       case ( {IN_SELPH2, IN_SELPH1, IN_SELPH0} )
          3'b000 : local_selph = 3'b000;
3'b001 : local_selph = 3'b111;
3'b010 : local_selph = 3'b110;
3'b011 : local_selph = 3'b101;
          3'b100 : local_selph = 3'b100;
       3'b101 : local_selph = 3'b011;
3'b110 : local_selph = 3'b010;
3'b111 : local_selph = 3'b001;
endcase // case({IN_SELPH2, IN_SELPH1, IN_SELPH0})
   end // always @ ( IN_SELPH2 or IN_SELPH1 or IN_SELPH0 )
              current_selph[2] = slew_up ? local_selph[2] : IN_SELPH2;
current_selph[1] = slew_up ? local_selph[1] : IN_SELPH1;
current_selph[0] = slew_up ? local_selph[0] : IN_SELPH0;
assign
assign
assign
always @( posedge RESET or posedge Pll_Clk_Early)
   begin
           if ( RESET == 1'b1 )
              begin
                  last_selph <= 4'b0000;</pre>
```

```
else
          begin
              last selph <= current selph;</pre>
  end // always @ ( posedge RESET or posedge Pll_Clk_Early)
            OUT_SELPH3 = slew_up ? 1'b0 : IN_SELPH3;
OUT_SELPH2 = slew_up ? local_selph[2] : IN_SELPH2;
OUT_SELPH1 = slew_up ? local_selph[1] : IN_SELPH1;
OUT_SELPH0 = slew_up ? local_selph[0] : IN_SELPH0;
assign
assign
assign
assign
// MOFSET for slewing up will be either 000 or 001, depending
// on whether the phase has just rolled over from 7 to 0.
             OUT_MOFSET2 = slew_up ? 1'b0 : IN_MOFSET2;
            assign
assign
                               (IN MOFSET2 == 3'b1) &&
                               (IN\_MOFSET1 == 3'b0) \&\&
                               (IN\_MOFSET0 == 3'b1))
                                          ? 1'b1 : 1'b0 ) : IN MOFSETO;
```

endmodule

F16,8 (CONT.)

900





FIG. 9 BEST AVAILABLE COPY



F16.10